CCGrid2015 The 15th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing, May 4-7, 2015, Shenzhen

Locality-Aware Stencil Computations using Flash SSDs as Main Memory Extension

Hiroko Midorikawa, Hideyuki Tan, JST CREST & Seikei University, Tokyo Japan midori@st.seikei.ac.jp http://www.ci.seikei.ac.jp/midori/paper



Performance on UMA-Systems

Execution Time

Relative



parameter select policy

NUMA

Xeon E5-2687W 3.1GHz

2 socket (8x2 cores)

DDR3-1600 ECC 8GiB

x 8 (64GiB)

- 1. fit block/iblock volume in DRAM/L3 cache size
- 2. select block shape and a memory layout
 - with device-block-size aligned fashion
- to increase sequential access
- to reduce memory access conflicts by pixel/page padding for block layout
- to increase work share efficiency for iBlock shape according to work share scheme
- 3. select work share scheme to increase core independent and parallel calculation

Runtime Auto Tuning

1. User command parameters

domain size(nx,ny,nz), Time step(nt), Flash device path

% ./stencil7p -n 4094 4096 2048 -t 1000 -d /dev/sdc

----- autotune start -----

(bx,by,bz), bt = (4094,1024,512), 125

(ix,iy,iz) = (4094,1,40) : 20961280 B (19.99 MiB)

- ----- autotune end -----
- 2. Get hardware information
 - device capacity, device block size, DRAM size, L3 cache size, # of Cores, # of CPU sockets
- 3. Calculate optimal blocking sizes by adjusting to underlying hardware
 - Efficient spatial block size and shape, temporal



degradation for

Optimization and parameter tuning for higher performance



block size (optimal bx,by,bz, bt for Blocks on DRAM)

Efficient spatial inner block shape and size (optimal ix, iy, iz for inner blocks on L3 cache

4. Numa-aware computing

- Blocks are divided into sub-block areas according • to # of CPU sockets
- memory-bind & cpu-bind between each subblock to each local socket
- locality-aware sub-block computation on each CPU socket using local cores

Tuning for Numa systems

